ISSCC 2003 - RamP-IV
Portfolio(Eng.) | 2008/05/08 22:28
In the year 2003, I and SSL team presented "A 210mW Graphics LSI implementing Full 3D Pipeline with 264Mtexels/s Texturing for Mobile Multimedia Applications" at ISSCC (International Solid-State Circuit Conference)

I designed the 5-stage RISC processor with 8KB Instruction and Data Cache for 3D geomery processing and founded the full-chip integration flow with automatic P&R with Apollo (now it is Astro).

Die Photo of RamP-IV


Microscopic signature on the chip.


RamP-IV is the world first all-in-one 3D graphic processor for mobiel application and successfully demonstrated displaying on VGA display on the prototype system.

Ramp-IV Evaluation Environment


Ramp-IV Evaluation Environment (Revised)


2008/05/08 22:28 Donny 

,
Trackback http://www.donny.co.kr/tt/trackback/30
Name
Password
Homepage
  Secret
Description
 

BLOG main image
Chip Designer, Donny (drdonny@gmail.com)
전체 (133)
Portfolio(Eng.) (20)
Design (8)
Microprocessor (11)
Verification (5)
Technology (7)
Lecture (13)
Silicon Valley (2)
Travel (6)
Family (37)
KoreaInlineCup (1)
Donny Thinks (23)
Wishlist (0)
Microprocessor 재희 MIPI 마이크로프로세서 집적회로설계 DSI DDI 두개골 유합증 Verilog ARM MDDI Synthesis Qualcomm 인테리어 Display Driver IC HSSI 애플 재인 simplecore Synopsys
2011/10
2011/03
2011/01
2010/12
2010/11
이미 늦었을..
    01/20 - 지금쯤이면...
좋은 자료 ..
    01/10 - estwingz
좋은자료 감..
    2011 - 최수연
iverilog lf..
    2011 - 아놔
좋은 자료 ..
    2011 - 김두상
반도체, 칩..
    2009 - :::: for Ne..
Synopsys 버..
    2008 - Processor A..
Coding styl..
    2008 - Processor A..
Dreamer GUN..
Natural Bor..
Processor A..
지극히 개인..
64
60
125818

태터툴즈 배너